Sciweavers

874 search results - page 91 / 175
» Predicting the Running Times of Parallel Programs by Simulat...
Sort
View
HPCA
2011
IEEE
14 years 1 months ago
Bloom Filter Guided Transaction Scheduling
Contention management is an important design component to a transactional memory system. Without effective contention management to ensure forward progress, a transactional memory...
Geoffrey Blake, Ronald G. Dreslinski, Trevor N. Mu...
ICPP
2002
IEEE
15 years 2 months ago
Software Caching using Dynamic Binary Rewriting for Embedded Devices
A software cache implements instruction and data caching entirely in software. Dynamic binary rewriting offers a means to specialize the software cache miss checks at cache miss t...
Chad Huneycutt, Joshua B. Fryman, Kenneth M. Macke...
ACMMSP
2005
ACM
99views Hardware» more  ACMMSP 2005»
15 years 3 months ago
Gated memory control for memory monitoring, leak detection and garbage collection
ct In the past, program monitoring often operates at the code level, performing checks at function and loop boundaries. Recent research shows that profiling analysis can identify ...
Chen Ding, Chengliang Zhang, Xipeng Shen, Mitsunor...
SC
2000
ACM
15 years 2 months ago
Performance of Hybrid Message-Passing and Shared-Memory Parallelism for Discrete Element Modeling
The current trend in HPC hardware is towards clusters of shared-memory (SMP) compute nodes. For applications developers the major question is how best to program these SMP cluster...
D. S. Henty
CIT
2006
Springer
15 years 1 months ago
A High Performance ASIC for Cellular Automata (CA) Applications
CA are useful tools in modeling and simulation. However, the more complex a CA is, the longer it takes to run in typical environments. A dedicated CA machine solves this problem by...
Cheryl A. Kincaid, Saraju P. Mohanty, Armin R. Mik...