Sciweavers

3796 search results - page 120 / 760
» Presentations by Programmers for Programmers
Sort
View
TACAS
2007
Springer
108views Algorithms» more  TACAS 2007»
15 years 4 months ago
State of the Union: Type Inference Via Craig Interpolation
The ad-hoc use of unions to encode disjoint sum types in C programs and the inability of C’s type system to check the safe use of these unions is a long standing source of subtle...
Ranjit Jhala, Rupak Majumdar, Ru-Gang Xu
SIGCSE
2008
ACM
150views Education» more  SIGCSE 2008»
14 years 9 months ago
Backstop: a tool for debugging runtime errors
The errors that Java programmers are likely to encounter can roughly be categorized into three groups: compile-time (semantic and syntactic), logical, and runtime (exceptions). Wh...
Christian Murphy, Eunhee Kim, Gail E. Kaiser, Adam...
CSREAESA
2010
14 years 8 months ago
The First Clock Cycle Is A Real BIST
The primary goal of Built-In Self-Test (BIST) for Field Programmable Gate Arrays (FPGAs) is to completely test all programmable logic and routing resources in the device such that ...
Charles E. Stroud, Bradley F. Dutton
ITC
1998
IEEE
104views Hardware» more  ITC 1998»
15 years 2 months ago
Built-in self-test of FPGA interconnect
: We introduce the first BIST approach for testing the programmable routing network in FPGAs. Our method detects opens in, and shorts among, wiring segments, and also faults affect...
Charles E. Stroud, Sajitha Wijesuriya, Carter Hami...
ISCAS
2005
IEEE
159views Hardware» more  ISCAS 2005»
15 years 3 months ago
A low power FPGA routing architecture
— Significant headway has been made in logic density and performance of FPGAs in the past decade. Power efficiency of FPGA architectures is arguably the next most important crite...
Somsubhra Mondal, Seda Ogrenci Memik