3796 search results - page 302 / 760 » Presentations by Programmers for Programmers |
150
click to vote
IEEEPACT
2005
IEEE
15 years 9 months ago
2005
IEEE
Helper threading is a technique that utilizes a second core or logical processor in a multi-threaded system to improve the performance of the main thread. A helper thread executes...
129
click to vote
WORDS
2005
IEEE
15 years 9 months ago
2005
IEEE
Writing a new scheduler and integrating it into an existing OS is a daunting task, requiring the understanding of multiple low-level kernel mechanisms. Indeed, implementing a new ...
126
Voted
ANCS
2005
ACM
15 years 9 months ago
2005
ACM
This paper presents a hardware architecture for highly efficient intrusion detection systems. In addition, a software tool for automatically generating the hardware is presented....
190
Voted
ANCS
2005
ACM
15 years 9 months ago
2005
ACM
This paper investigates the suitability of emerging tiled-architectures, equipped with low-latency on-chip networks, for high-performance network routing. In this paper, we presen...
117
click to vote
FPL
2005
Springer
15 years 9 months ago
2005
Springer
Modern heterogeneous FPGAs contain “hard” specificpurpose structures such as blocks of memory and multipliers in addition to the completely flexible “soft” programmable ...