15073 search results - page 2694 / 3015 » Probabilistic algorithms for computing resultants |
128
click to vote
DAC
2005
ACM
16 years 5 months ago
2005
ACM
Leakage energy consumption is an increasing concern in current and future CMOS technologygenerations. Procrastination scheduling, where task execution can be delayed to maximize t...
122
click to vote
DAC
2005
ACM
16 years 5 months ago
2005
ACM
In this paper we present a system level technique for mapping large, multiple-IP-block designs to channel-width constrained FPGAs. Most FPGA clustering tools [2, 3, 11] aim to red...
143
click to vote
DAC
2006
ACM
16 years 5 months ago
2006
ACM
Power Gating is effective for reducing leakage power. Previously, a Distributed Sleep Transistor Network (DSTN) was proposed to reduce the sleep transistor area by connecting all ...
140
click to vote
DAC
2006
ACM
16 years 5 months ago
2006
ACM
Since performance on FPGAs is dominated by the routing architecture rather than wirelength, we propose a new architecture-aware approach to initial FPGA placement that models the ...
126
click to vote
DAC
2006
ACM
16 years 5 months ago
2006
ACM
Increasing source voltage (Source-Biasing) is an efficient technique for reducing gate and sub-threshold leakage of SRAM arrays. However, due to process variation, a higher source...