20 search results - page 3 / 4 » Procedure Merging with Instruction Caches |
ISCA
2006
IEEE
15 years 3 months ago
2006
IEEE
We present a novel framework for defining memory models in terms of two properties: thread-local Instruction Reordering axioms and Store Atomicity, which describes inter-thread c...
CSREAESA
2006
14 years 11 months ago
2006
Modern processors have a small on-chip local memory for instructions. Usually it is in the form of a cache but in some cases it is an addressable memory. In the latter, the user is...
65
Voted
CASES
2007
ACM
15 years 1 months ago
2007
ACM
This paper presents a new register assignment heuristic for procedures in SSA Form, whose interference graphs are chordal; the heuristic is called optimistic chordal coloring (OCC...
MICRO
1998
IEEE
15 years 1 months ago
1998
IEEE
We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and e...
106
click to vote
ECOOP
1995
Springer
15 years 1 months ago
1995
Springer
Previous studies have shown that object-oriented programs have different execution characteristics than procedural programs, and that special object-oriented hardware can improve p...