Sciweavers

30267 search results - page 5680 / 6054
» Process Modelling Languages
Sort
View
ISQED
2002
IEEE
126views Hardware» more  ISQED 2002»
15 years 9 months ago
Formulae for Performance Optimization and Their Applications to Interconnect-Driven Floorplanning
As the process technology advances into the deep submicron era, interconnect plays a dominant role in determining circuit performance. Buffer insertion/sizing and wire sizing are ...
Nicholas Chia-Yuan Chang, Yao-Wen Chang, Iris Hui-...
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 9 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
ISVLSI
2002
IEEE
174views VLSI» more  ISVLSI 2002»
15 years 9 months ago
Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits
With technology scaling, power supply and threshold voltage continue to decrease to satisfy high performance and low power requirements. In the past, subthreshold CMOS circuits ha...
Alice Wang, Anantha Chandrakasan, Stephen V. Koson...
124
Voted
ITCC
2002
IEEE
15 years 9 months ago
Design and Generation of Adaptable Web Information Systems with KIWIS
Web-based Information Systems (WIS) are now widely used for diffusing and processing information over the network. Methodological guidelines which assist WIS developers in their t...
Marlène Villanova-Oliver, Jérô...
MICRO
2002
IEEE
97views Hardware» more  MICRO 2002»
15 years 9 months ago
Instruction fetch deferral using static slack
In this paper we present an approach to boosting performance and tolerating latency by deferring non-critical instructions into a deferred queue for later processing. As such, ins...
Gregory A. Muthler, David Crowe, Sanjay J. Patel, ...
« Prev « First page 5680 / 6054 Last » Next »