Sciweavers

6819 search results - page 107 / 1364
» Process Reuse Architecture
Sort
View
123
Voted
ASAP
2009
IEEE
157views Hardware» more  ASAP 2009»
16 years 24 days ago
Low-Power ASIP Architecture Exploration and Optimization for Reed-Solomon Processing
The advent of the mobile age has heavily changed the requirements of today’s communication devices. Data transmission over interference-prone wireless channels requires addition...
Andreas Genser, Christian Bachmann, Christian Steg...
FPGA
1997
ACM
124views FPGA» more  FPGA 1997»
15 years 7 months ago
YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing
This paper presents a novel system architecture applicable to high-performance and flexible transport data processing which includes complex protocol operation and a network contr...
Akihiro Tsutsui, Toshiaki Miyazaki
117
Voted
ICIP
1995
IEEE
15 years 7 months ago
MFAST: a single chip highly parallel image processing architecture
Gerald G. Pechanek, M. Stojancic, Stamatis Vassili...
115
Voted
PDCN
2004
15 years 5 months ago
Grid knowledge discovery processes and an architecture for their composition
The Grid is the computing and data management infrastructure, which is transforming science, business, health and society. This paper deals with a challenging task addressing know...
Guenter Kickinger, Jürgen Hofer, Peter Brezan...
107
Voted
ICASSP
2009
IEEE
15 years 10 months ago
Bandwidth adaptive hardware architecture of K-Means clustering for intelligent video processing
K-Means is a clustering algorithm that is widely applied in many elds, including pattern classi cation and multimedia analysis. Due to real-time requirements and computational-cos...
Tse-Wei Chen, Shao-Yi Chien