Sciweavers

6819 search results - page 1178 / 1364
» Process Reuse Architecture
Sort
View
SBACPAD
2006
IEEE
148views Hardware» more  SBACPAD 2006»
15 years 10 months ago
Scalable Parallel Implementation of Bayesian Network to Junction Tree Conversion for Exact Inference
We present a scalable parallel implementation for converting a Bayesian network to a junction tree, which can then be used for a complete parallel implementation for exact inferen...
Vasanth Krishna Namasivayam, Animesh Pathak, Vikto...
TAICPART
2006
IEEE
131views Education» more  TAICPART 2006»
15 years 10 months ago
Bogor: A Flexible Framework for Creating Software Model Checkers
Model checking has proven to be an effective technology for verification and debugging in hardware and more recently in software domains. With the proliferation of multicore arch...
Robby, Matthew B. Dwyer, John Hatcliff
ASPDAC
2006
ACM
95views Hardware» more  ASPDAC 2006»
15 years 10 months ago
Physical design implementation of segmented buses to reduce communication energy
Abstract— The amount of energy consumed for interconnecting the IP-blocks is increasing significantly due to the suboptimal scaling of long wires. To limit this energy penalty, ...
Jin Guo, Antonis Papanikolaou, Pol Marchal, Franck...
ASSETS
2006
ACM
15 years 10 months ago
Improving non-visual web access using context
To browse the Web, blind people have to use screen readers, which process pages sequentially, making browsing timeconsuming. We present a prototype system, CSurf, which provides a...
Jalal Mahmud, Yevgen Borodin, Dipanjan Das, I. V. ...
CONEXT
2006
ACM
15 years 10 months ago
Towards a versatile transport protocol
In the context of a reconfigurable transport protocol, this paper introduces two protocol instances based on the composition and specialisation of the TFRC congestion control and...
Guillaume Jourjon, Emmanuel Lochin, Patrick S&eacu...
« Prev « First page 1178 / 1364 Last » Next »