Sciweavers

6819 search results - page 1204 / 1364
» Process Reuse Architecture
Sort
View
FPL
2003
Springer
164views Hardware» more  FPL 2003»
15 years 9 months ago
FPGA Implementations of the RC6 Block Cipher
RC6 is a symmetric-key algorithm which encrypts 128-bit plaintext blocks to 128-bit ciphertext blocks. The encryption process involves four operations: integer addition modulo 2w ,...
Jean-Luc Beuchat
FPL
2003
Springer
100views Hardware» more  FPL 2003»
15 years 9 months ago
Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core
In this paper we present a single-chip FPGA full encryptor/decryptor core design of the AES algorithm. Our design performs all of them, encryption, decryption and key scheduling pr...
Nazar A. Saqib, Francisco Rodríguez-Henr&ia...
FPL
2003
Springer
164views Hardware» more  FPL 2003»
15 years 9 months ago
Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System
Intrusion Detection Systems such as Snort scan incoming packets for evidence of security threats. The most computation-intensive part of these systems is a text search against hund...
Ioannis Sourdis, Dionisios N. Pnevmatikatos
EDBTW
2010
Springer
15 years 9 months ago
Declarative scheduling in highly scalable systems
In modern architectures based on Web Services or Cloud Computing, a very large number of user requests arrive concurrently and has to be scheduled for execution constrained by cor...
Christian Tilgner
AINA
2010
IEEE
15 years 9 months ago
Developing Distributed Reasoning-Based Applications for the Semantic Web
—In order for Semantic Web applications to be successful a key component should be their ability to take advantage of rich content descriptions in meaningful ways. Reasoning cons...
Dimitrios A. Koutsomitropoulos, Georgia D. Solomou...
« Prev « First page 1204 / 1364 Last » Next »