6819 search results - page 1211 / 1364 » Process Reuse Architecture |
125
click to vote
IPPS
2000
IEEE
15 years 8 months ago
2000
IEEE
In this paper, we propose a novel hardware caching technique, called switch directory, to reduce the communication latency in CC-NUMA multiprocessors. The main idea is to implemen...
146
click to vote
IPPS
2000
IEEE
15 years 8 months ago
2000
IEEE
One of the keys for the success of parallel processing is the availability of high-level programming languages for on-the-shelf parallel architectures. Using explicit message passi...
132
click to vote
IPPS
2000
IEEE
15 years 8 months ago
2000
IEEE
Parallel programs that modify shared data in a cachecoherent multiprocessor with a write-invalidate coherence protocol create ownership overhead in the form of ownership acquisiti...
123
click to vote
ISSRE
2000
IEEE
15 years 8 months ago
2000
IEEE
Learning from software failures is an essential step towards the development of more reliable software systems and processes. However, as more intricate software systems are devel...
161
click to vote
VLSID
2000
IEEE
15 years 8 months ago
2000
IEEE
Digital images are convenient media for describing and storing spatial, temporal, spectral, and physical components of information contained in a variety of domains(e.g. aerial/sa...