Sciweavers

6819 search results - page 1242 / 1364
» Process Reuse Architecture
Sort
View
EUROPAR
2010
Springer
15 years 4 months ago
Multi-GPU and Multi-CPU Parallelization for Interactive Physics Simulations
Today, it is possible to associate multiple CPUs and multiple GPUs in a single shared memory architecture. Using these resources efficiently in a seamless way is a challenging issu...
Everton Hermann, Bruno Raffin, François Fau...
124
Voted
ASAP
2007
IEEE
153views Hardware» more  ASAP 2007»
15 years 4 months ago
Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics
Commercial designs are integrating from 10 to 100 embedded functional and storage blocks in a single system on chip (SoC) currently, and the number is likely to increase significa...
Haibo Zhu, Partha Pratim Pande, Cristian Grecu
FCCM
2008
IEEE
176views VLSI» more  FCCM 2008»
15 years 4 months ago
The Effectiveness of Configuration Merging in Point-to-Point Networks for Module-based FPGA Reconfiguration
Communications infrastructure for modular reconfiguration of FPGAs needs to support the changing communications interfaces of a sequence of modules. In order to avoid the overhead...
Shannon Koh, Oliver Diessel
149
Voted
AR
2008
188views more  AR 2008»
15 years 4 months ago
Intentional Control for Planetary Rover SRR
Intentional behavior is a basic property of intelligence and it incorporates the cyclic operation of prediction, testing by action, sensing, perceiving, and assimilating the exper...
Robert Kozma, Terry Huntsberger, Hrand Aghazarian,...
BMCBI
2008
156views more  BMCBI 2008»
15 years 4 months ago
Chromhome: A rich internet application for accessing comparative chromosome homology maps
Background: Comparative genomics has become a significant research area in recent years, following the availability of a number of sequenced genomes. The comparison of genomes is ...
Sridevi Nagarajan, Willem Rens, James Stalker, Ton...
« Prev « First page 1242 / 1364 Last » Next »