Sciweavers

6819 search results - page 12 / 1364
» Process Reuse Architecture
Sort
View
JOT
2010
142views more  JOT 2010»
14 years 11 months ago
Attached Processes
Many software engineers try very hard not to use the word “reuse” because many methods and tools intended to promote reuse have failed to meet expectations. As soon as they le...
John McGregor
109
Voted
ISCAS
2005
IEEE
154views Hardware» more  ISCAS 2005»
15 years 6 months ago
An automated methodology for memory-conscious mapping of DSP applications on coarse-grain reconfigurable arrays
—This paper presents a memory-conscious mapping methodology of computational intensive applications on coarse-grain reconfigurable arrays. By exploiting the inherent abundant amo...
Michalis D. Galanis, Gregory Dimitroulakos, Consta...
102
Voted
VLSID
2004
IEEE
119views VLSI» more  VLSID 2004»
16 years 25 days ago
Bridge Over Troubled Wrappers: Automated Interface Synthesis
System-on-Chip (SoC) design methodologies rely heavily on reuse of intellectual property (IP) blocks. IP reuse is a labour intensive and time consuming process as IP blocks often ...
Vijay D'Silva, S. Ramesh, Arcot Sowmya
83
Voted
SBACPAD
2003
IEEE
75views Hardware» more  SBACPAD 2003»
15 years 5 months ago
The Limits of Speculative Trace Reuse on Deeply Pipelined Processors
Trace reuse improves the performance of processors by skipping the execution of sequences of redundant instructions. However, many reusable traces do not have all of their inputs ...
Maurício L. Pilla, Amarildo T. da Costa, Fe...
91
Voted
APSEC
2000
IEEE
15 years 4 months ago
A case study of horizontal reuse in a project-driven organisation
This experience paper presents observations, lessons learned, and recommendations based on a case study of reuse. The case study is concerned with the development, maturation, and...
Henrik Bærbak Christensen, Henrik Røn