Sciweavers

6819 search results - page 152 / 1364
» Process Reuse Architecture
Sort
View
131
Voted
ICDCSW
2003
IEEE
15 years 9 months ago
Service Discovery and Name Resolution Architectures for On-Demand MANETs
Discovery of services and other named resources is expected to be a crucial feature for the usability of mobile ad-hoc networks (MANETs). In this paper, we propose a mechanism for...
Paal Engelstad, Yan Zheng, Tore E. Jønvik, ...
136
Voted
ICSM
1997
IEEE
15 years 8 months ago
MORALE. Mission ORiented Architectural Legacy Evolution
Software evolution is the most costly and time consuming software development activity. Yet software engineering research is predominantly concerned with initial development. MORA...
Gregory D. Abowd, Ashok K. Goel, Dean F. Jerding, ...
FCCM
2009
IEEE
115views VLSI» more  FCCM 2009»
15 years 7 months ago
Multi-Core Architecture on FPGA for Large Dictionary String Matching
FPGA has long been considered an attractive platform for high performance implementations of string matching. However, as the size of pattern dictionaries continues to grow, such ...
Qingbo Wang, Viktor K. Prasanna
137
Voted
INTEGRATION
2008
127views more  INTEGRATION 2008»
15 years 2 months ago
A Viterbi decoder architecture for a standard-agile and reprogrammable transceiver
This paper presents a Viterbi Decoder (VD) architecture for a programmable data transmission system, implemented using a Field Programmable Gate Array (FPGA) device. This VD has b...
Lucia Bissi, Pisana Placidi, Giuseppe Baruffa, And...
107
Voted
ICCD
2001
IEEE
120views Hardware» more  ICCD 2001»
16 years 21 days ago
Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures
Filter cache has been proposed as an energy saving architectural feature [9]. A filter cache is placed between the CPU and the instruction cache (I-cache) to provide the instruct...
Weiyu Tang, Rajesh K. Gupta, Alexandru Nicolau