Sciweavers

6819 search results - page 168 / 1364
» Process Reuse Architecture
Sort
View
CONCURRENCY
2004
151views more  CONCURRENCY 2004»
15 years 3 months ago
User transparency: a fully sequential programming model for efficient data parallel image processing
Although many image processing applications are ideally suited for parallel implementation, most researchers in imaging do not benefit from high performance computing on a daily b...
Frank J. Seinstra, Dennis Koelma
CODES
2005
IEEE
15 years 9 months ago
FlexPath NP: a network processor concept with application-driven flexible processing paths
In this paper, we present a new architectural concept for network processors called FlexPath NP. The central idea behind FlexPath NP is to systematically map network processor (NP...
Rainer Ohlendorf, Andreas Herkersdorf, Thomas Wild
ICPPW
2006
IEEE
15 years 10 months ago
Retargeting Image-Processing Algorithms to Varying Processor Grain Sizes
Embedded computing architectures can be designed to meet a variety of application specific requirements. However, optimized hardware can require compiler support to realize the po...
Sam Sander, Linda M. Wills
VEE
2006
ACM
139views Virtualization» more  VEE 2006»
15 years 9 months ago
Vector LLVA: a virtual vector instruction set for media processing
We present Vector LLVA, a virtual instruction set architecture (VISA) that exposes extensive static information about vector parallelism while avoiding the use of hardware-speciï¬...
Robert L. Bocchino Jr., Vikram S. Adve
FTDCS
1997
IEEE
15 years 8 months ago
Distributed Transaction Processing as a Reliability Concept for Mobile Agents
Mobile agents offer a new possibility for the development of applications in distributed systems and are no longer a theoretical issue since different architectures for their impl...
Hartmut Vogler, Thomas Kunkelmann, Marie-Luise Mos...