Sciweavers

6819 search results - page 178 / 1364
» Process Reuse Architecture
Sort
View
ARC
2006
Springer
120views Hardware» more  ARC 2006»
15 years 7 months ago
Applications of Small-Scale Reconfigurability to Graphics Processors
We explore the application of Small-Scale Reconfigurability (SSR) to graphics hardware. SSR is an architectural technique wherein functionality common to multiple subunits is reuse...
Kevin Dale, Jeremy W. Sheaffer, Vinu Vijay Kumar, ...
ENTCS
2008
83views more  ENTCS 2008»
15 years 4 months ago
Executable Specifications for Real-Time Distributed Systems
One of the challenges in designing distributed, embedded systems is the paucity of formal, executable specification notations that provide support for both real-time and asynchron...
Arnab Ray, Rance Cleaveland
182
Voted
ICSOC
2009
Springer
15 years 1 months ago
Integrating Complex Events for Collaborating and Dynamically Changing Business Processes
Business processes must become agile, respond to changes in the business environment in a timely manner and quickly adapt themselves to new conditions. Event-Driven Business Proces...
Rainer von Ammon, Thomas Ertlmaier, Opher Etzion, ...
131
Voted
ISCA
1998
IEEE
145views Hardware» more  ISCA 1998»
15 years 8 months ago
Multi-Level Texture Caching for 3D Graphics Hardware
Traditional graphics hardware architectures implement what we call the push architecture for texture mapping. Local memory is dedicated to the accelerator for fast local retrieval...
Michael Cox, Narendra Bhandri, Michael Shantz
123
Voted
MAM
2007
113views more  MAM 2007»
15 years 3 months ago
A reconfigurable computing framework for multi-scale cellular image processing
Cellular computing architectures represent an important class of computation that are characterized by simple processing elements, local interconnect and massive parallelism. Thes...
Reid B. Porter, Jan R. Frigo, Al Conti, Neal R. Ha...