Sciweavers

6819 search results - page 186 / 1364
» Process Reuse Architecture
Sort
View
WSC
2004
15 years 5 months ago
Implementing the High Level Architecture in the Virtual Test Bed
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
José A. Sepúlveda, Luis C. Rabelo, J...
3DOR
2009
15 years 5 months ago
A 3D Shape Benchmark for Retrieval and Automatic Classification of Architectural Data
When drafting new buildings, architects make intensive use of existing 3D models including building elements, furnishing, and environment elements. These models are either directl...
Raoul Wessel, Ina Blümel, Reinhard Klein
HPCA
2005
IEEE
16 years 4 months ago
Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture
This paper studies the impact of L2 cache sharing on threads that simultaneously share the cache, on a Chip Multi-Processor (CMP) architecture. Cache sharing impacts threads non-u...
Dhruba Chandra, Fei Guo, Seongbeom Kim, Yan Solihi...
CF
2009
ACM
15 years 10 months ago
Mapping the LU decomposition on a many-core architecture: challenges and solutions
Recently, multi-core architectures with alternative memory subsystem designs have emerged. Instead of using hardwaremanaged cache hierarchies, they employ software-managed embedde...
Ioannis E. Venetis, Guang R. Gao
IT
2008
159views more  IT 2008»
15 years 4 months ago
Service Oriented Architecture - Overview of Technologies and Standards
provides a powerful abstraction basically allowing to perceiving all compute resources as entities that can be dynamically discovered and composed. These entities are called servic...
Dimka Karastoyanova, Frank Leymann