Sciweavers

6819 search results - page 199 / 1364
» Process Reuse Architecture
Sort
View
HPCA
2006
IEEE
16 years 4 months ago
Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal
CL
2008
Springer
15 years 4 months ago
Automatic synthesis and verification of real-time embedded software for mobile and ubiquitous systems
Currently available application frameworks that target the automatic design of real-time embedded software are poor in integrating functional and non-functional requirements for m...
Pao-Ann Hsiung, Shang-Wei Lin
CODES
2007
IEEE
15 years 8 months ago
Energy efficient co-scheduling in dynamically reconfigurable systems
Energy consumption is a major issue in dynamically reconfigurable systems because of the high power requirements during repeated configurations. Hardware designs employ low power ...
Pao-Ann Hsiung, Pin-Hsien Lu, Chih-Wen Liu
ICCAD
2006
IEEE
169views Hardware» more  ICCAD 2006»
16 years 1 months ago
Microarchitecture parameter selection to optimize system performance under process variation
Abstract— Design variability due to within-die and die-todie process variations has the potential to significantly reduce the maximum operating frequency and the effective yield...
Xiaoyao Liang, David Brooks
EDOC
2005
IEEE
15 years 9 months ago
Improving IT Management at the BMW Group by Integrating Existing IT Management Processes
The management of IT landscapes consisting of thousands of business applications, different middleware systems, and supporting various business processes is a challenge for modern...
Florian Fischer, Florian Matthes, André Wit...