Sciweavers

6819 search results - page 204 / 1364
» Process Reuse Architecture
Sort
View
ICCAD
1995
IEEE
144views Hardware» more  ICCAD 1995»
15 years 7 months ago
Background memory management for dynamic data structure intensive processing systems
Abstract -- Telecommunication network management applications often require application-specific ICs that use large dynamically allocated stored data structures. Currently availab...
Gjalt G. de Jong, Bill Lin, Carl Verdonck, Sven Wu...
119
Voted
ASPDAC
2006
ACM
140views Hardware» more  ASPDAC 2006»
15 years 10 months ago
A near optimal deblocking filter for H.264 advanced video coding
- We propose a near optimal hardware architecture for deblocking filter in H.264/MPEG-4 AVC. We propose a novel filtering order and a data reuse strategy that result in significant...
Shen-Yu Shih, Cheng-Ru Chang, Youn-Long Lin
ASAP
2005
IEEE
169views Hardware» more  ASAP 2005»
15 years 9 months ago
Alleviating the Data Memory Bandwidth Bottleneck in Coarse-Grained Reconfigurable Arrays
It is widely known that parallel operation execution in multiprocessor systems generates a respective increase in memory accesses. Since the memory and bus subsystems provide a li...
Grigoris Dimitroulakos, Michalis D. Galanis, Costa...
122
Voted
IWPSE
2003
IEEE
15 years 9 months ago
Reengineering a PC-Based System into the Mobile Device Product Line
There is a growing demand to port existing PC-based software systems to mobile device platforms. Systems running on mobile devices share basic characteristics with their PC-based ...
Weishan Zhang, Stan Jarzabek, Neil Loughran, Awais...
CATA
2003
15 years 5 months ago
Implementation and Performance Evaluation of Intel VTUNE Image Processing Functions in the MATLAB Environment
Many current general purpose processors use extensions to the instruction set architecture to enhance the performance of digital image processing and multimedia applications. In t...
Phaisit Chewputtanagul, David Jeff Jackson, Kennet...