Sciweavers

6819 search results - page 227 / 1364
» Process Reuse Architecture
Sort
View
154
Voted
SIPS
2007
IEEE
15 years 11 months ago
Sphere Decoding for Multiprocessor Architectures
Motivated by the need for high throughput sphere decoding for multipleinput-multiple-output (MIMO) communication systems, we propose a parallel depth-first sphere decoding (PDSD)...
Qi Qi, Chaitali Chakrabarti
ICMCS
2005
IEEE
194views Multimedia» more  ICMCS 2005»
15 years 11 months ago
An hardware architecture for 3D object tracking and motion estimation
We present a method to track and estimate the motion of a 3D object with a monocular image sequence. The problem is based on the state equations and is solved by a sequential Mont...
Patrick Lanvin, Jean-Charles Noyer, Mohammed Benje...
ICASSP
2011
IEEE
14 years 9 months ago
Least squares approximation and polyphase decomposition for pipelining recursive filters
Current techniques used in pipelining recursive filters require significant hardware complexity. These techniques attempt to preserve the exact frequency response of the origina...
Aditya Gupta, Andrew C. Singer, Naresh R. Shanbhag
ICCCN
2007
IEEE
15 years 11 months ago
Serial Sum-Product Architecture for Low-Density Parity-Check Codes
—A serial sum-product architecture for low-density parity-check (LDPC) codes is presented. In the proposed architecture, a standard bit node processing unit computes the bit to c...
Ruwan N. S. Ratnayake, Erich F. Haratsch, Gu-Yeon ...