Sciweavers

6819 search results - page 242 / 1364
» Process Reuse Architecture
Sort
View
DAC
2005
ACM
15 years 7 months ago
Path delay test compaction with process variation tolerance
In this paper we propose a test compaction method for path delay faults in a logic circuit. The method generates a compact set of two-pattern tests for faults on long paths select...
Seiji Kajihara, Masayasu Fukunaga, Xiaoqing Wen, T...
DSS
2008
146views more  DSS 2008»
15 years 5 months ago
Design choices for agent-based control of AGVs in the dough making process
In this paper we consider a multi-agent system (MAS) for the logistics control of Automatic Guided Vehicles (AGVs) that are used in the dough making process at an industrial baker...
Martijn Mes, Matthieu van der Heijden, Jos van Hil...
CORR
2011
Springer
273views Education» more  CORR 2011»
15 years 17 days ago
Natural Language Processing (almost) from Scratch
We propose a unified neural network architecture and learning algorithm that can be applied to various natural language processing tasks including: part-of-speech tagging, chunki...
Ronan Collobert, Jason Weston, Léon Bottou,...
138
Voted
CAISE
2006
Springer
15 years 9 months ago
Defining Requirements for Business Process Flexibility
The recent work on business process flexibility focuses primarily on defining and classifying business process flexibility and developing strategies, architectures, and tactics for...
Kuldeep Kumar, Murali Mohan Narasipuram
114
Voted
ISLPED
2003
ACM
111views Hardware» more  ISLPED 2003»
15 years 10 months ago
A low-power VLSI architecture for turbo decoding
Presented in this paper is a low-power architecture for turbo decodings of parallel concatenated convolutional codes. The proposed architecture is derived via the concept of block...
Seok-Jun Lee, Naresh R. Shanbhag, Andrew C. Singer