Sciweavers

6819 search results - page 88 / 1364
» Process Reuse Architecture
Sort
View
DAC
2001
ACM
15 years 11 months ago
Watermarking Graph Partitioning Solutions
Trends in the semiconductor industry towards extensive design and code reuse motivate a need for adequate Intellectual Property Protection (IPP) schemes. We offer a new general IP...
Gregory Wolfe, Jennifer L. Wong, Miodrag Potkonjak
SIGMOD
2005
ACM
157views Database» more  SIGMOD 2005»
15 years 10 months ago
Meta-data version and configuration management in multi-vendor environments
Nearly all components that comprise modern information technology, such as Computer Aided Software Engineering (CASE) tools, Enterprise Application Integration (EAI) environments,...
John R. Friedrich
DATE
2009
IEEE
86views Hardware» more  DATE 2009»
15 years 4 months ago
A formal approach to design space exploration of protocol converters
In the field of chip design, hardware module reuse is a standard solution to the increasing complexity of chip architecture and the pressures to reduce time to market. In the abs...
Karin Avnit, Arcot Sowmya
SASP
2009
IEEE
222views Hardware» more  SASP 2009»
15 years 4 months ago
A memory optimization technique for software-managed scratchpad memory in GPUs
—With the appearance of massively parallel and inexpensive platforms such as the G80 generation of NVIDIA GPUs, more real-life applications will be designed or ported to these pl...
Maryam Moazeni, Alex A. T. Bui, Majid Sarrafzadeh
NOCS
2009
IEEE
15 years 4 months ago
CTC: An end-to-end flow control protocol for multi-core systems-on-chip
We propose Connection then Credits (CTC) as a new end-to-end flow control protocol to handle messagedependent deadlocks in networks-on-chip (NoC) for multicore systems-on-chip. C...
Nicola Concer, Luciano Bononi, Michael Soulie, Ric...