Sciweavers

3771 search results - page 542 / 755
» Process modeling for future technologies
Sort
View
TVLSI
2008
140views more  TVLSI 2008»
15 years 4 months ago
A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions
We present a Mutation-based Validation Paradigm (MVP) technology that can handle complete high-level microprocessor implementations and is based on explicit design error modeling, ...
Jorge Campos, Hussain Al-Asaad
DAC
2001
ACM
16 years 5 months ago
Latency-Driven Design of Multi-Purpose Systems-On-Chip
Milenko Drinic UCLA Computer Science Dep. 4732 Boelter Hall Los Angeles, CA 90095-1596 milenko@cs.ucla.edu Darko Kirovski Microsoft Research One Microsoft Way Redmond, WA 98052 da...
Seapahn Meguerdichian, Milenko Drinic, Darko Kirov...
DAC
2005
ACM
16 years 5 months ago
Designing logic circuits for probabilistic computation in the presence of noise
As Si CMOS devices are scaled down into the nanoscale regime, current computer architecture approaches are reaching their practical limits. Future nano-architectures will confront...
Kundan Nepal, R. Iris Bahar, Joseph L. Mundy, Will...
CHI
2004
ACM
16 years 4 months ago
Ambient agoras: InfoRiver, SIAM, Hello.Wall
This demonstration reports results from the EU-funded project Ambient Agoras, investigating future applications of ubiquitous and ambient computing in workspaces. Instead of prese...
Thorsten Prante, Richard Stenzel, Carsten Röc...
IPPS
2009
IEEE
15 years 11 months ago
Efficient microarchitecture policies for accurately adapting to power constraints
In the past years Dynamic Voltage and Frequency Scaling (DVFS) has been an effective technique that allowed microprocessors to match a predefined power budget. However, as process...
Juan M. Cebrian, Juan L. Aragón, José...