Sciweavers

2544 search results - page 317 / 509
» Process pipeline scheduling
Sort
View
ISCA
2011
IEEE
269views Hardware» more  ISCA 2011»
14 years 8 months ago
Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security
High assurance systems used in avionics, medical implants, and cryptographic devices often rely on a small trusted base of hardware and software to manage the rest of the system. ...
Mohit Tiwari, Jason Oberg, Xun Li 0001, Jonathan V...
SIGMOD
2004
ACM
166views Database» more  SIGMOD 2004»
16 years 5 months ago
Fast Computation of Database Operations using Graphics Processors
We present new algorithms on commodity graphics processors to perform fast computation of several common database operations. Specifically, we consider operations such as conjunct...
Naga K. Govindaraju, Brandon Lloyd, Wei Wang 0010,...
ICCAD
2006
IEEE
124views Hardware» more  ICCAD 2006»
16 years 1 months ago
Robust system level design with analog platforms
An approach to robust system level mixed signal design is presented based on analog platforms. The bottom-up characterization phase of platform components provides accurate perfor...
Fernando De Bernardinis, Pierluigi Nuzzo, Alberto ...
ICDE
2010
IEEE
200views Database» more  ICDE 2010»
15 years 12 months ago
GenerIE: Information extraction using database queries
— Information extraction systems are traditionally implemented as a pipeline of special-purpose processing modules. A major drawback of such an approach is that whenever a new ex...
Luis Tari, Phan Huy Tu, Jörg Hakenberg, Yi Ch...
146
Voted
IPPS
2009
IEEE
15 years 11 months ago
Parallel reconstruction of neighbor-joining trees for large multiple sequence alignments using CUDA
Computing large multiple protein sequence alignments using progressive alignment tools such as ClustalW requires several hours on state-of-the-art workstations. ClustalW uses a th...
Yongchao Liu, Bertil Schmidt, Douglas L. Maskell