Sciweavers

2544 search results - page 333 / 509
» Process pipeline scheduling
Sort
View
IV
2008
IEEE
100views Visualization» more  IV 2008»
15 years 4 months ago
Maestro: Design Challenges for a Group Calendar
Maestro - 3D group calendar visualizer aims at handling multiple schedules and highlighting common free times. One of the most powerful skills of Maestro is scalability according ...
Billur Engin, Mehves Cetinkaya, Elif E. Ayiter, Mu...
IROS
2007
IEEE
266views Robotics» more  IROS 2007»
15 years 4 months ago
Incremental multi-robot task selection for resource constrained and interrelated tasks
— When the tasks of a mission are interrelated and subject to several resource constraints, more efforts are needed to coordinate robots towards achieving the mission than indepe...
Sanem Sariel, Tucker R. Balch, Nadia Erdogan
ICMCS
2006
IEEE
110views Multimedia» more  ICMCS 2006»
15 years 4 months ago
Media Streaming with Conservative Delay on Variable Rate Channels
We address the problem of delay-constrained streaming of multimedia packets over dynamic bandwidth channels. Efficient streaming solutions generally rely on the knowledge of the ...
Dan Jurca, Pascal Frossard
ISCAS
2005
IEEE
183views Hardware» more  ISCAS 2005»
15 years 3 months ago
Battery-aware dynamic voltage scaling in multiprocessor embedded system
— In a battery powered system, a primary design consideration is the battery lifetime. Profile of current drawn from a battery determines its lifetime. Recently in [4] dynamic v...
Yuan Cai, Sudhakar M. Reddy, Irith Pomeranz, Bashi...
IWSOC
2005
IEEE
133views Hardware» more  IWSOC 2005»
15 years 3 months ago
Design Mapping, and Simulations of a 3G WCDMA/FDD Basestation Using Network on Chip
This paper presents a case study of a single-chip 3G WCDMA/FDD basestation implementation based on a circuit-switched network on chip. As the amount of transistors on a chip conti...
Daniel Wiklund, Dake Liu