Sciweavers

2544 search results - page 347 / 509
» Process pipeline scheduling
Sort
View
LCPC
2004
Springer
15 years 3 months ago
HiLO: High Level Optimization of FFTs
As computing platforms become more and more complex, the task of optimizing performance critical codes becomes more challenging. Recently, more attention has been focused on automa...
Nick Rizzolo, David A. Padua
VLDB
2004
ACM
144views Database» more  VLDB 2004»
15 years 3 months ago
Returning Modified Rows - SELECT Statements with Side Effects
SQL in the IBM® DB2® Universal Database™ for Linux®, UNIX®, and Windows® (DB2 UDB) database management product has been extended to support nested INSERT, UPDATE, and DELET...
Andreas Behm, Serge Rielau, Richard Swagerman
MTV
2003
IEEE
109views Hardware» more  MTV 2003»
15 years 3 months ago
A Methodology for Validation of Microprocessors using Equivalence Checking
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. ...
Prabhat Mishra, Nikil D. Dutt
90
Voted
CIKM
2003
Springer
15 years 3 months ago
HyperThesis: the gRNA spell on the curse of bioinformatics applications integration
In this paper, we describe a graphical workflow management system called HyperThesis to address the challenges of integrating bioinformatics applications. HyperThesis is an integ...
Sourav S. Bhowmick, Vivek Vedagiri, Amey V. Laud
FPL
2003
Springer
95views Hardware» more  FPL 2003»
15 years 3 months ago
A Model for Hardware Realization of Kernel Loops
Abstract. Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In...
Jirong Liao, Weng-Fai Wong, Tulika Mitra