Sciweavers

2544 search results - page 348 / 509
» Process pipeline scheduling
Sort
View
FPL
2003
Springer
164views Hardware» more  FPL 2003»
15 years 3 months ago
Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System
Intrusion Detection Systems such as Snort scan incoming packets for evidence of security threats. The most computation-intensive part of these systems is a text search against hund...
Ioannis Sourdis, Dionisios N. Pnevmatikatos
CVPR
2010
IEEE
15 years 2 months ago
Object Recognition as Ranking Holistic Figure-Ground Hypotheses
We present an approach to visual object-class recognition and segmentation based on a pipeline that combines multiple, holistic figure-ground hypotheses generated in a bottom-up,...
Fuxin Li, JoãCarreira, Cristian Sminchisescu
HICSS
2000
IEEE
139views Biometrics» more  HICSS 2000»
15 years 2 months ago
Air Cargo Transport by Multi-Agent based Planning
Most major airlines decide to take new strategies for the competition in the air cargo industry. They are concerned with assigning cargo over flights in creative ways. This paper ...
Keqiang Zhu, M. W. Ludema, Rob E. C. M. van der He...
IPPS
2000
IEEE
15 years 2 months ago
The Memory Bandwidth Bottleneck and its Amelioration by a Compiler
As the speed gap between CPU and memory widens, memory hierarchy has become the primary factor limiting program performance. Until now, the principal focus of hardware and softwar...
Chen Ding, Ken Kennedy
65
Voted
CHES
2000
Springer
75views Cryptology» more  CHES 2000»
15 years 2 months ago
A 155 Mbps Triple-DES Network Encryptor
The presented Triple-DES encryptor is a single-chip solution to encrypt network communication. It is optimized for throughput and fast switching between virtual connections like fo...
Herbert Leitold, Wolfgang Mayerwieser, Udo Payer, ...