Sciweavers

2544 search results - page 368 / 509
» Process pipeline scheduling
Sort
View
SAS
2007
Springer
108views Formal Methods» more  SAS 2007»
15 years 4 months ago
Programming Language Design and Analysis Motivated by Hardware Evolution
Abstract. Silicon chip design has passed a threshold whereby exponentially increasing transistor density (Moore’s Law) no longer translates into increased processing power for si...
Alan Mycroft
INFOCOM
2008
IEEE
15 years 4 months ago
A Distributed Optimization Algorithm for Multi-Hop Cognitive Radio Networks
Cognitive radio (CR) is a revolution in radio technology and is viewed as an enabling technology for dynamic spectrum access. This paper investigates how to design distributed alg...
Yi Shi, Y. Thomas Hou
RTSS
1992
IEEE
15 years 2 months ago
Allocation of periodic task modules with precedence and deadline constraints in distributed real-time systems
This paper addresses the problem of allocating (assigning and scheduling) periodic task modules to processing nodes in distributed real-time systems subject to task precedence and ...
Chao-Ju Hou, Kang G. Shin
MTA
2000
128views more  MTA 2000»
14 years 9 months ago
A CORBA Based QOS Support for Distributed Multimedia Applications
AdvanceobjectorientedcomputingplatformsuchastheCommonObjectRequestBrokerArchitecture (CORBA) provides a conducive and standardized framework for the development of distributed appl...
Hung Keng Pung, Wynne Hsu, Bhawani S. Sapkota, Law...
IWMM
2011
Springer
270views Hardware» more  IWMM 2011»
14 years 29 days ago
Memory management in NUMA multicore systems: trapped between cache contention and interconnect overhead
Multiprocessors based on processors with multiple cores usually include a non-uniform memory architecture (NUMA); even current 2-processor systems with 8 cores exhibit non-uniform...
Zoltan Majo, Thomas R. Gross