Sciweavers

2544 search results - page 400 / 509
» Process pipeline scheduling
Sort
View
NOCS
2007
IEEE
15 years 4 months ago
Implementing DSP Algorithms with On-Chip Networks
Many DSP algorithms are very computationally intensive. They are typically implemented using an ensemble of processing elements (PEs) operating in parallel. The results from PEs n...
Xiang Wu, Tamer Ragheb, Adnan Aziz, Yehia Massoud
CONTEXT
2007
Springer
15 years 4 months ago
CAMOU: A Simple Integrated eLearning and Planning Techniques Tool
In this paper we present an educational tool which has been designed to manage (learning) knowledge acquired from the interactions with the students, and to automatically aids educ...
David Camacho, María Dolores Rodrígu...
FPL
2007
Springer
80views Hardware» more  FPL 2007»
15 years 4 months ago
A Temporal Correlation Based Port Combination Methodology for Networks-on-chip on Reconfigurable Systems
A temporal correlation based port combination algorithm that customizes the router design in Network-on-Chip (NoC) is proposed for reconfigurable systems in order to minimize req...
Daihan Wang, Hiroki Matsutani, Michihiro Koibuchi,...
ISSAC
2007
Springer
162views Mathematics» more  ISSAC 2007»
15 years 4 months ago
Multiprocessed parallelism support in ALDOR on SMPs and multicores
We report on a high-level categorical parallel framework, written in the Aldor language, to support high-performance computer algebra on symmetric multi-processors and multicore p...
Marc Moreno Maza, Ben Stephenson, Stephen M. Watt,...
ECBS
2006
IEEE
166views Hardware» more  ECBS 2006»
15 years 4 months ago
Model Transformations in the Model-Based Development of Real-time Systems
In this paper we argue for UML-based metamodeling and pattern-based graph transformation techniques in computer-based systems development through an illustrative example from the ...
Tivadar Szemethy, Gabor Karsai, Daniel Balasubrama...