Sciweavers

2544 search results - page 429 / 509
» Process pipeline scheduling
Sort
View
ICIP
1999
IEEE
15 years 11 months ago
An Efficient VLSI Architecture for Separable 2-D Discrete Wavelet Transform
In this paper, we present a VLSI architecture for separable 2-D Discrete Wavelet Transform (DWT). Based on 1-D DWT Recursive Pyramid Algorithm (RPA), a complete 2-D DWT output sch...
Wen-Shiaw Peng, Chen-Yi Lee
DAC
2003
ACM
15 years 10 months ago
Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system
This paper describes a case study and design flow of a secure embedded system called ThumbPod, which uses cryptographic and biometric signal processing acceleration. It presents t...
David Hwang, Bo-Cheng Lai, Patrick Schaumont, Kazu...
CHI
2002
ACM
15 years 10 months ago
Automating CPM-GOMS
CPM-GOMS is a modeling method that combines the task decomposition of a GOMS analysis with a model of human resource usage at the level of cognitive, perceptual, and motor operati...
Bonnie E. John, Alonso H. Vera, Michael Matessa, M...
ICCAD
2006
IEEE
101views Hardware» more  ICCAD 2006»
15 years 6 months ago
Guaranteeing performance yield in high-level synthesis
Meeting timing constraint is one of the most important issues for modern design automation tools. This situation is exacerbated with the existence of process variation. Current hi...
Wei-Lun Hung, Xiaoxia Wu, Yuan Xie
ICASSP
2009
IEEE
15 years 4 months ago
Delay-based overlay construction in P2P video broadcast
We consider streaming video content over an overlay network of peer nodes. Each of the nodes employs a mesh-pull mechanism to organize the download of data units from its neighbou...
Jacob Chakareski, Pascal Frossard