2544 search results - page 73 / 509 » Process pipeline scheduling |
163
click to vote
ICDE
2007
IEEE
15 years 11 months ago
2007
IEEE
Basic message processing tasks, such as wellformedness checking and grammar validation, can be off-loaded from the service providers' own infrastructures. To enable effective...
IDEAS
2005
IEEE
15 years 3 months ago
2005
IEEE
Adaptive operator scheduling algorithms for continuous query processing are usually designed to serve a single performance objective, such as minimizing memory usage or maximizing...
IPPS
2006
IEEE
15 years 3 months ago
2006
IEEE
With the increasing importance of energy consumption considerations and new requirements of emerging applications, in-network processing of information gains recognition as a viab...
EUROSYS
2010
ACM
15 years 6 months ago
2010
ACM
Symmetric-ISA (instruction set architecture) asymmetricperformance multicore processors were shown to deliver higher performance per watt and area for codes with diverse architect...
DATE
2005
IEEE
15 years 3 months ago
2005
IEEE
Utilizing on-chip caches in embedded multiprocessorsystem-on-a-chip (MPSoC) based systems is critical from both performance and power perspectives. While most of the prior work th...