Sciweavers

2544 search results - page 92 / 509
» Process pipeline scheduling
Sort
View
CAV
1998
Springer
86views Hardware» more  CAV 1998»
15 years 2 months ago
Formal Verification of Out-of-Order Execution Using Incremental Flushing
We present a two-part approach for verifying out-of-order execution. First, the complexity of out-of-order issue and scheduling is handled by creating der abstraction of the out-of...
Jens U. Skakkebæk, Robert B. Jones, David L....
ICCD
1995
IEEE
121views Hardware» more  ICCD 1995»
15 years 1 months ago
Analysis of conditional resource sharing using a guard-based control representation
Optimization of hardware resources for conditional data-flow graph behavior is particularly important when conditional behavior occurs in cyclic loops and maximization of through...
Ivan P. Radivojevic, Forrest Brewer
RTAS
1998
IEEE
15 years 2 months ago
Managing Memory Requirements in the Synthesis of Real-Time Systems from Processing Graphs
In the past, environmental restrictions on size, weight, and power consumption have severely limited both the processing and storage capacity of embedded signal processing systems...
Steve Goddard, Kevin Jeffay
ICPPW
2009
IEEE
15 years 4 months ago
Load Balancing Concurrent BPEL Processes by Dynamic Selection of Web Service Endpoints
Business workflows implemented as BPEL processes play an important role for many business applications. BPEL is used to orchestrate a series of Web service calls. Which provider ...
Marvin Ferber, Sascha Hunold, Thomas Rauber
IPPS
1999
IEEE
15 years 2 months ago
An Adaptive, Distributed Airborne Tracking System ("process the Right Tracks at the Right Time")
This paper describes a United States Air Force Advanced Technology Demonstration (ATD) that applied value-based scheduling to produce an adaptive, distributed tracking component ap...
Raymond K. Clark, E. Douglas Jensen, Arkady Kanevs...