Sciweavers

1136 search results - page 133 / 228
» Processing-in-Memory: Exploring the Design Space
Sort
View
100
Voted
INFOVIS
2003
IEEE
15 years 6 months ago
Between Aesthetics and Utility: Designing Ambient Information Visualizations
Unlike traditional information visualization, ambient information visualizations reside in the environment of the user rather than on the screen of a desktop computer. Currently, ...
Tobias Skog, Sara Ljungblad, Lars Erik Holmquist
100
Voted
DAC
2000
ACM
16 years 1 months ago
Code compression for low power embedded system design
erse approaches at all levels of abstraction starting from the physical level up to the system level. Experience shows that a highlevel method may have a larger impact since the de...
Haris Lekatsas, Jörg Henkel, Wayne Wolf
97
Voted
VLSID
2005
IEEE
102views VLSI» more  VLSID 2005»
16 years 1 months ago
Integrated On-Chip Storage Evaluation in ASIP Synthesis
An Application Specific Instruction Set Processor (ASIP) exploits special characteristics of the given application(s) to meet the desired performance, cost and power requirements....
Manoj Kumar Jain, M. Balakrishnan, Anshul Kumar
ICCD
2007
IEEE
139views Hardware» more  ICCD 2007»
15 years 9 months ago
Statistical simulation of chip multiprocessors running multi-program workloads
This paper explores statistical simulation as a fast simulation technique for driving chip multiprocessor (CMP) design space exploration. The idea of statistical simulation is to ...
Davy Genbrugge, Lieven Eeckhout
ICCAD
2004
IEEE
158views Hardware» more  ICCAD 2004»
15 years 9 months ago
DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs
In this paper we study the technology mapping problem for FPGA architectures to minimize chip area, or the total number of lookup tables (LUTs) of the mapped design, under the chi...
Deming Chen, Jason Cong