Sciweavers

1136 search results - page 151 / 228
» Processing-in-Memory: Exploring the Design Space
Sort
View
ICCAD
2001
IEEE
104views Hardware» more  ICCAD 2001»
15 years 8 months ago
A Symbolic Simulation-Based Methodology for Generating Black-Box Timing Models of Custom Macrocells
We present a methodology for generating black-box timing models for full-custom transistor-level CMOS circuits. Our approach utilizes transistor-level ternary symbolic timing simu...
Clayton B. McDonald, Randal E. Bryant
ECAL
2005
Springer
15 years 4 months ago
How Do Evolved Digital Logic Circuits Generalise Successfully?
Contrary to indications made by prior researchers, digital logic circuits designed by artificial evolution to perform binary arithmetic tasks can generalise on inputs which were n...
Simon McGregor
HYBRID
2005
Springer
15 years 4 months ago
Learning Multi-modal Control Programs
Abstract. Multi-modal control is a commonly used design tool for breaking up complex control tasks into sequences of simpler tasks. In this paper, we show that by viewing the contr...
Tejas R. Mehta, Magnus Egerstedt
FPL
2003
Springer
259views Hardware» more  FPL 2003»
15 years 4 months ago
Branch Optimisation Techniques for Hardware Compilation
Abstract. This paper explores using information about program branch probabilities to optimise reconfigurable designs. The basic premise is to promote utilization by dedicating mo...
Henry Styles, Wayne Luk
CODES
2003
IEEE
15 years 4 months ago
RTOS scheduling in transaction level models
the level of abstraction in system design promises to enable faster exploration of the design space at early stages. While scheduling decision for embedded software has great impa...
Haobo Yu, Andreas Gerstlauer, Daniel Gajski