Sciweavers

707 search results - page 111 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
DAC
2005
ACM
15 years 10 months ago
Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design
In many of embedded systems, particularly for those with high data computations, the delay of memory access is one of the major bottlenecks in the system's performance. It ha...
Jungeun Kim, Taewhan Kim
ISQED
2006
IEEE
107views Hardware» more  ISQED 2006»
15 years 3 months ago
On Optimizing Scan Testing Power and Routing Cost in Scan Chain Design
— With advanced VLSI manufacturing technology in deep submicron (DSM) regime, we can integrate entire electronic systems on a single chip (SoC). Due to the complexity in SoC desi...
Li-Chung Hsu, Hung-Ming Chen
CODES
2007
IEEE
15 years 4 months ago
Performance modeling for early analysis of multi-core systems
Performance analysis of microprocessors is a critical step in defining the microarchitecture, prior to register-transfer-level (RTL) design. In complex chip multiprocessor systems...
Reinaldo A. Bergamaschi, Indira Nair, Gero Dittman...
WWW
2006
ACM
15 years 10 months ago
Towards content trust of web resources
Trust is an integral part of the Semantic Web architecture. Most prior work on trust focuses on entity-centered issues such as authentication and reputation and does not take into...
Yolanda Gil, Donovan Artz
JSS
2008
163views more  JSS 2008»
14 years 9 months ago
CVM - A communication virtual machine
The convergence of data, voice, and multimedia communication over digital networks, coupled with continuous improvement in network capacity and reliability has resulted in a proli...
Yi Deng, Seyed Masoud Sadjadi, Peter J. Clarke, Va...