Sciweavers

707 search results - page 129 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
IWANN
2005
Springer
15 years 3 months ago
CMOL CrossNets as Pattern Classifiers
This presentation has two goals: (i) to review the recently suggested concept of bio-inspired CrossNet architectures for future hybrid CMOL VLSI circuits and (ii) to present new re...
Jung Hoon Lee, Konstantin Likharev
COMPSAC
2002
IEEE
15 years 2 months ago
Personalized Redirection of Communication
Universal access to information and data is an important goal of current research. Previously different forms of information and data, captured by different devices or held on dif...
Yuping Yang, M. Howard Williams
CONCURRENCY
2006
169views more  CONCURRENCY 2006»
14 years 9 months ago
A component-based middleware framework for configurable and reconfigurable Grid computing
Significant progress has been made in the design and development of Grid middleware which, in its present form, is founded on service-oriented architecture and web services techno...
Geoff Coulson, Paul Grace, Gordon S. Blair, Wei Ca...
CF
2006
ACM
15 years 1 months ago
Landing openMP on cyclops-64: an efficient mapping of openMP to a many-core system-on-a-chip
This paper presents our experience mapping OpenMP parallel programming model to the IBM Cyclops-64 (C64) architecture. The C64 employs a many-core-on-a-chip design that integrates...
Juan del Cuvillo, Weirong Zhu, Guang R. Gao
DAC
2008
ACM
14 years 11 months ago
Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction
Clock skew scheduling has been traditionally considered as a tool for improving the clock period in a sequential circuit. Timing slack is "stolen" from fast combinationa...
Min Ni, Seda Ogrenci Memik