Sciweavers

707 search results - page 14 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
INFORMATICALT
2007
171views more  INFORMATICALT 2007»
14 years 9 months ago
E-Learning Documentation of Historical Living Systems with 3-D Modeling Functionality
The innovations and improvements in digital imaging sensors and scanners, computer modeling, haptic equipments and e-learning technology, as well as the availability of many powerf...
Athanasios D. Styliadis
3DGIS
2006
Springer
15 years 3 months ago
3D Geometries in Spatial DBMS
Database management systems (DBMS) have significantly changed in the last several years. From a system dealing with management of administrative data they have involved to a spati...
Sisi Zlatanova
ICCAD
2004
IEEE
138views Hardware» more  ICCAD 2004»
15 years 6 months ago
A thermal-driven floorplanning algorithm for 3D ICs
As the technology progresses, interconnect delays have become bottlenecks of chip performance. Three dimensional (3D) integrated circuits are proposed as one way to address this p...
Jason Cong, Jie Wei, Yan Zhang
ISVLSI
2003
IEEE
91views VLSI» more  ISVLSI 2003»
15 years 3 months ago
Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools
Three-dimensional integration technologies have been proposed in order to mitigate design challenges posed by deep-submicron interconnect. By providing multiple layers of active d...
Shamik Das, Anantha Chandrakasan, Rafael Reif
ICCAD
2008
IEEE
161views Hardware» more  ICCAD 2008»
15 years 6 months ago
A low-overhead fault tolerance scheme for TSV-based 3D network on chip links
— Three-dimensional die stacking integration provides the ability to stack multiple layers of processed silicon with a large number of vertical interconnects. Through Silicon Via...
Igor Loi, Subhasish Mitra, Thomas H. Lee, Shinobu ...