Sciweavers

707 search results - page 33 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
ICALT
2006
IEEE
15 years 3 months ago
The Design of Internet Collaborative Learning System with Embedded Load-Balancing Broker
To transplant the six characteristics of traditional collaborative learning into the network collaborative learning environment, this paper proposes the design of an Internet coll...
Fu-Chien Kao, Chia-Wei Liu, Zhi-Hua Ji, Chia-Liang...
MICRO
2002
IEEE
173views Hardware» more  MICRO 2002»
15 years 2 months ago
Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks
Multimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this p...
Christoforos E. Kozyrakis, David A. Patterson
FPGA
2008
ACM
129views FPGA» more  FPGA 2008»
14 years 11 months ago
Efficient ASIP design for configurable processors with fine-grained resource sharing
Application-Specific Instruction-set Processors (ASIP) can improve execution speed by using custom instructions. Several ASIP design automation flows have been proposed recently. ...
Quang Dinh, Deming Chen, Martin D. F. Wong
DATE
2008
IEEE
144views Hardware» more  DATE 2008»
15 years 4 months ago
Novel Front-End Circuit Architectures for Integrated Bio-Electronic Interfaces
The prospective use of upcoming nanometer CMOS technology nodes (65nm, 45nm, and beyond) in bioelectronic interfaces is raising a number of important issues concerning circuit arc...
Carlotta Guiducci, Alexandre Schmid, Frank K. G&uu...
DAC
2001
ACM
15 years 10 months ago
Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores
Crosstalk effects degrade the integrity of signals traveling on long interconnects and must be addressed during manufacturing testing. External testing for crosstalk is expensive ...
Li Chen, Xiaoliang Bai, Sujit Dey