Sciweavers

707 search results - page 44 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
CODES
2005
IEEE
15 years 3 months ago
Future processors: flexible and modular
The ability to continue increasing processor frequency and single thread performance is being severely limited by exponential increases in leakage and active power. To continue to...
Charlie Johnson, Jeff Welser
TVLSI
2002
121views more  TVLSI 2002»
14 years 9 months ago
On-chip decoupling capacitor optimization using architectural level prediction
Switching activity-generated power-supply grid-noise presents a major obstacle to the reduction of supply voltage in future generation semiconductor technologies. A popular techniq...
Mondira Deb Pant, Pankaj Pant, D. Scott Wills
ICPR
2004
IEEE
15 years 11 months ago
From Massively Parallel Image Processors to Fault-Tolerant Nanocomputers
Parallel processors such as SIMD computers have been successfully used in various areas of high performance image and data processing. Due to their characteristics of highly regula...
Jie Han, Pieter Jonker
ACISICIS
2008
IEEE
15 years 4 months ago
Designing Fault Tolerant Web Services Using BPEL
The web services technology provides an approach for developing distributed applications by using simple and well defined interfaces. Due to the flexibility of this architecture, ...
Jim Lau, Lau Cheuk Lung, Joni da Silva Fraga, Giul...
INTEGRATION
2008
183views more  INTEGRATION 2008»
14 years 9 months ago
Network-on-Chip design and synthesis outlook
With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor SystemsOn-Chip (MPSoCs) consisting of complex integrated component...
David Atienza, Federico Angiolini, Srinivasan Mura...