Sciweavers

707 search results - page 54 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
VLSID
2000
IEEE
135views VLSI» more  VLSID 2000»
15 years 1 months ago
Performance and Functional Verification of Microprocessors
We address the problem of verifying the correctness of pre-silicon models of a microprocessor. We touch on the latest advances in this area by considering two different aspects of...
Pradip Bose, Jacob A. Abraham
AINA
2007
IEEE
15 years 4 months ago
Sim-PowerCMP: A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Architectures
Continuous improvements in integration scale have made major microprocessor vendors to move to designs that integrate several processor cores on the same chip. Chip-multiprocessor...
Antonio Flores, Juan L. Aragón, Manuel E. A...
ICCD
2006
IEEE
124views Hardware» more  ICCD 2006»
15 years 6 months ago
Customizable Fault Tolerant Caches for Embedded Processors
Abstract— The continuing divergence of processor and memory speeds has led to the increasing reliance on larger caches which have become major consumers of area and power in embe...
Subramanian Ramaswamy, Sudhakar Yalamanchili
JSS
2002
84views more  JSS 2002»
14 years 9 months ago
The impact of component architectures on interoperability
Component interoperability has become an important concern as companies migrate legacy systems, integrate COTS products, and assemble modules from disparate sources into a single ...
Leigh A. Davis, Rose F. Gamble, Jamie Payton
DFT
2003
IEEE
132views VLSI» more  DFT 2003»
15 years 3 months ago
Level-Hybrid Optoelectronic TESH Interconnection Network
This paper discusses a hybrid optoelectronic scheme for a new interconnection network, "Tori connected mESHes (TESH)". The major features of TESH are the following: it i...
Vijay K. Jain, Glenn H. Chapman