Sciweavers

707 search results - page 57 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
DATE
2008
IEEE
106views Hardware» more  DATE 2008»
15 years 4 months ago
Retargetable Code Optimization for Predicated Execution
Retargetable C compilers are key components of today’s embedded processor design platforms for quickly obtaining compiler support and performing early processor architecture exp...
Manuel Hohenauer, Felix Engel, Rainer Leupers, Ger...
ISCA
1995
IEEE
92views Hardware» more  ISCA 1995»
15 years 1 months ago
A Comparison of Full and Partial Predicated Execution Support for ILP Processors
One can e ectively utilize predicated execution to improve branch handling in instruction-level parallel processors. Although the potential bene ts of predicated execution are hig...
Scott A. Mahlke, Richard E. Hank, James E. McCormi...
DAC
2005
ACM
15 years 10 months ago
Hardware speech recognition for user interfaces in low cost, low power devices
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...
Sergiu Nedevschi, Rabin K. Patra, Eric A. Brewer
MMM
1996
Springer
287views Multimedia» more  MMM 1996»
15 years 2 months ago
Holographic Images in Multimedia Information Systems
Multimedia information systems are based on the evolving capability of computers to handle diverse types of information. Their most important characteristic is the integration of ...
Lucilla Croce Ferri
JSA
2010
158views more  JSA 2010»
14 years 4 months ago
Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
Mouna Baklouti, Yassine Aydi, Philippe Marquet, Je...