Sciweavers

707 search results - page 71 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
TPDS
2008
134views more  TPDS 2008»
14 years 11 months ago
Extending the TokenCMP Cache Coherence Protocol for Low Overhead Fault Tolerance in CMP Architectures
It is widely accepted that transient failures will appear more frequently in chips designed in the near future due to several factors such as the increased integration scale. On th...
Ricardo Fernández Pascual, José M. G...
SAC
2009
ACM
15 years 4 months ago
The device service bus: a solution for embedded device integration through web services
This paper presents a middleware infrastructure for integration of heterogeneous embedded devices in ubiquitous computing environments. The proposed infrastructure employs the Dev...
Gustavo Medeiros Araújo, Frank Siqueira
DAC
2007
ACM
16 years 24 days ago
Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver
Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works requires pr...
Tsung-Ching Huang, Huai-Yuan Tseng, Chen-Pang Kung...
ASPLOS
2010
ACM
15 years 6 months ago
COMPASS: a programmable data prefetcher using idle GPU shaders
A traditional fixed-function graphics accelerator has evolved into a programmable general-purpose graphics processing unit over the last few years. These powerful computing cores...
Dong Hyuk Woo, Hsien-Hsin S. Lee
FPGA
2005
ACM
156views FPGA» more  FPGA 2005»
15 years 5 months ago
Design of programmable interconnect for sublithographic programmable logic arrays
Sublithographic Programmable Logic Arrays can be interconnected and restored using nanoscale wires. Building on a hybrid of bottom-up assembly techniques supported by conventional...
André DeHon