Sciweavers

707 search results - page 92 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
ICMI
2005
Springer
143views Biometrics» more  ICMI 2005»
15 years 3 months ago
A look under the hood: design and development of the first SmartWeb system demonstrator
Experience shows that decisions in the early phases of the development of a multimodal system prevail throughout the life-cycle of a project. The distributed architecture and the ...
Norbert Reithinger, Simon Bergweiler, Ralf Engel, ...
CASES
2008
ACM
14 years 12 months ago
StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems
Although CMOS feature size scaling has been the source of dramatic performance gains, it has lead to mounting reliability concerns due to increasing power densities and on-chip te...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...
GLVLSI
2011
IEEE
344views VLSI» more  GLVLSI 2011»
14 years 1 months ago
Circuit design of a dual-versioning L1 data cache for optimistic concurrency
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...
Azam Seyedi, Adrià Armejach, Adrián ...
DTJ
1998
171views more  DTJ 1998»
14 years 9 months ago
Measurement and Analysis of C and C++ Performance
ir increasing use of abstraction, modularity, delayed binding, polymorphism, and source reuse, especially when these attributes are used in combination. Modern processor architectu...
Hemant G. Rotithor, Kevin W. Harris, Mark W. Davis
WWW
2004
ACM
15 years 10 months ago
An application server for the semantic web
The Semantic Web relies on the complex interaction of several technologies involving ontologies. Therefore, sophisticated Semantic Web applications typically comprise more than on...
Daniel Oberle, Steffen Staab, Raphael Volz