2700 search results - page 286 / 540 » Processor Architectures for Ontogenesis |
175
click to vote
CODES
2008
IEEE
16 years 17 days ago
2008
IEEE
The heterogeneity of modern MPSoC architectures, coupled with the increasing complexity of the applications mapped onto them has recently led to a lot of interest in hybrid perfor...
165
click to vote
ICPPW
2005
IEEE
15 years 11 months ago
2005
IEEE
Thread-level speculation is a technique that brings thread-level parallelism beyond the data-flow limit by executing a piece of code ahead of time speculatively before all its inp...
179
click to vote
IEEEPACT
2002
IEEE
15 years 11 months ago
2002
IEEE
Modern embedded systems often require high degrees of instruction-level parallelism (ILP) within strict constraints on power consumption and chip cost. Unfortunately, a high-perfo...
174
Voted
FODO
1993
Springer
15 years 10 months ago
1993
Springer
Abstract. Data storage systems are being called on to manage continuous media data types, such as digital audio and video. There is a demand by applications for \constrained-latenc...
158
click to vote
ASPLOS
1989
ACM
15 years 10 months ago
1989
ACM
A very long instruction word (VLIW) processorexploits parallelism by controlling multiple operations in a single instruction word. This paper describes the architecture and compil...