Sciweavers

2700 search results - page 301 / 540
» Processor Architectures for Ontogenesis
Sort
View
144
Voted
DAC
1997
ACM
15 years 9 months ago
Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets
The paper presents an algorithm to determine the close-tosmallest possible data buffer sizes for arbitrary synchronous data flow (SDF) applications, such that we can guarantee the...
Marleen Adé, Rudy Lauwereins, J. A. Peperst...
STACS
1995
Springer
15 years 8 months ago
Optimal Average Case Sorting on Arrays
Abstract. We present algorithms for sorting and routing on two-dimensional mesh-connected parallel architectures that are optimal on average. If one processor has many packets then...
Manfred Kunde, Rolf Niedermeier, Klaus Reinhardt, ...
147
Voted
CASES
2008
ACM
15 years 7 months ago
Exploring and predicting the architecture/optimising compiler co-design space
Embedded processor performance is dependent on both the underlying architecture and the compiler optimisations applied. However, designing both simultaneously is extremely difficu...
Christophe Dubach, Timothy M. Jones, Michael F. P....
DDECS
2008
IEEE
227views Hardware» more  DDECS 2008»
15 years 7 months ago
Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator
The paper introduces a cryptographic System on a Chip (SoC) implementation based on recent Actel nonvolatile FPGA Fusion chip with embedded ARM7 soft-core processor. The SoC is bui...
Milos Drutarovsky, Michal Varchola
CIC
2004
114views Communications» more  CIC 2004»
15 years 6 months ago
Design of Distributed Component Frameworks for Computational Grids
The Common Component Architecture (CCA) defines a specification for the implementation of frameworks to support component-based high performance applications. The same framework s...
Madhusudhan Govindaraju, Himanshu Bari, Michael J....