2700 search results - page 304 / 540 » Processor Architectures for Ontogenesis |
121
click to vote
DAC
2006
ACM
16 years 6 months ago
2006
ACM
Packet editing is a fundamental building block of data communication systems such as switches and routers. Circuits that implement this function are critical and define the featur...
128
click to vote
VLSID
2002
IEEE
16 years 5 months ago
2002
IEEE
This paper presents the Smith and Waterman Algorithm-Specific ASIC Design (SWASAD) project. This is a hardware solution that implements the S&W algorithm.. The SWASAD is an imp...
140
click to vote
HPCA
2005
IEEE
16 years 5 months ago
2005
IEEE
This paper introduces a novel technique which leverages value prediction and multithreading on a simultaneous multithreading processor to achieve higher performance in a single th...
138
click to vote
HPCA
2004
IEEE
16 years 5 months ago
2004
IEEE
Much research has been devoted to making microprocessors energy-efficient. However, little attention has been paid to multiprocessor environments where, due to the co-operative na...
147
click to vote
AFRICACRYPT
2010
Springer
15 years 12 months ago
2010
Springer
This paper describes an implementation of Pollard’s rho algorithm to compute the elliptic curve discrete logarithm for the Synergistic Processor Elements of the Cell Broadband En...