Sciweavers

2700 search results - page 313 / 540
» Processor Architectures for Ontogenesis
Sort
View
MMB
2012
Springer
259views Communications» more  MMB 2012»
14 years 18 days ago
Boosting Design Space Explorations with Existing or Automatically Learned Knowledge
Abstract. During development, processor architectures can be tuned and configured by many different parameters. For benchmarking, automatic design space explorations (DSEs) with h...
Ralf Jahr, Horia Calborean, Lucian Vintan, Theo Un...
ICFP
2012
ACM
13 years 7 months ago
Nested data-parallelism on the gpu
Graphics processing units (GPUs) provide both memory bandwidth and arithmetic performance far greater than that available on CPUs but, because of their Single-Instruction-Multiple...
Lars Bergstrom, John H. Reppy
RTS
2002
113views more  RTS 2002»
15 years 4 months ago
Feedback-Feedforward Scheduling of Control Tasks
A scheduling architecture for real-time control tasks is proposed. The scheduler uses feedback from execution-time measurements and feedforward from workload changes to adjust the...
Anton Cervin, Johan Eker, Bo Bernhardsson, Karl-Er...
175
Voted
TVLSI
2008
152views more  TVLSI 2008»
15 years 4 months ago
MMV: A Metamodeling Based Microprocessor Validation Environment
With increasing levels of integration of multiple processing cores and new features to support software functionality, recent generations of microprocessors face difficult validati...
Deepak Mathaikutty, Sreekumar V. Kodakara, Ajit Di...
IEEECIT
2010
IEEE
15 years 3 months ago
Promoting Multi-Core Education via Special Training and Workshop Program
—Multi-core technology is becoming the mainstream of processor architecture. It is a great challenge for universities to offer students new theories because of the continuous cha...
Wei Hu, Tianzhou Chen, Jingwei Liu, Qingsong Shi