2700 search results - page 33 / 540 » Processor Architectures for Ontogenesis |
104
click to vote
VLSID
2001
IEEE
16 years 2 months ago
2001
IEEE
Memory represents a major bottleneck in modern embedded systems. Traditionally, memory organizationsfor programmable systems assumed a fixed cache hierarchy. Withthe wideningproce...
ICCD
2002
IEEE
15 years 11 months ago
2002
IEEE
Embedded processors are increasingly deployed in applications requiring high performance with good real-time characteristics whilst being low power. Parallelism has to be extracte...
101
click to vote
DSD
2005
IEEE
15 years 7 months ago
2005
IEEE
Transport Triggered Architecture (TTA) offers a costeffective trade-off between the size and performance of ASICs and the programmability of general-purpose processors. In this pa...
103
click to vote
WISA
2007
Springer
15 years 8 months ago
2007
Springer
We propose a compact architecture of a Montgomery elliptic curve scalar multiplier in a projective coordinate system over GF(2m ). To minimize the gate area of the architecture, we...
114
click to vote
ICMCS
2006
IEEE
15 years 8 months ago
2006
IEEE
Numerous approaches can be employed in exploiting computation power in processors such as superscalar, VLIW, SMT and multi-core on chip. In this paper, a UniCore VisoMT processor ...