Sciweavers

2700 search results - page 340 / 540
» Processor Architectures for Ontogenesis
Sort
View
172
Voted
IPPS
2010
IEEE
15 years 2 months ago
Performance modeling of heterogeneous systems
Predicting how well applications may run on modern systems is becoming increasingly challenging. It is no longer sufficient to look at number of floating point operations and commu...
Jan Christian Meyer, Anne C. Elster
ISCA
2011
IEEE
270views Hardware» more  ISCA 2011»
14 years 8 months ago
Sampling + DMR: practical and low-overhead permanent fault detection
With technology scaling, manufacture-time and in-field permanent faults are becoming a fundamental problem. Multi-core architectures with spares can tolerate them by detecting an...
Shuou Nomura, Matthew D. Sinclair, Chen-Han Ho, Ve...
ICIP
1995
IEEE
16 years 6 months ago
Parallel computation of sequential pixel updates in statistical tomographic reconstruction
While Bayesian methods can significantly improve the quality of tomographic reconstructions, they require the solution of large iterative optimization problems. Recent results ind...
Ken D. Sauer, S. Borman, Charles A. Bouman
DAC
2000
ACM
16 years 5 months ago
Synthesis and optimization of coordination controllers for distributed embedded systems
A main advantage of control composition with modal processes [4] is the enhanced retargetability of the composed behavior over a wide variety of target architectures. Unlike previ...
Pai H. Chou, Gaetano Borriello
DAC
2001
ACM
16 years 5 months ago
Route Packets, Not Wires: On-Chip Interconnection Networks
Using on-chip interconnection networks in place of ad-hoc global wiring structures the top level wires on a chip and facilitates modular design. With this approach, system modules...
William J. Dally, Brian Towles