Sciweavers

2700 search results - page 396 / 540
» Processor Architectures for Ontogenesis
Sort
View
EUROPAR
1997
Springer
15 years 8 months ago
Sample Sort on Meshes
In this paper various algorithms for sorting on processor networks are considered. We focus on meshes, but the results can be generalized easily to other decomposable architecture...
Jop F. Sibeyn
HICSS
1994
IEEE
127views Biometrics» more  HICSS 1994»
15 years 8 months ago
Angel: Resource Unification in a.64-bit Microkernel
The appearance of 64-bit processors allows a new approach to microkernel desagn From our experience with a message passang microkernel MESHIX, we discovered that a multi-address s...
Kevin Murray, Tim Wilkinson, Tom Stiemerling, Paul...
ISCA
1993
IEEE
153views Hardware» more  ISCA 1993»
15 years 8 months ago
An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing
Parallel programs that use critical sections and are executed on a shared-memory multiprocessor with a writeinvalidate protocol result in invalidation actions that could be elimin...
Per Stenström, Mats Brorsson, Lars Sandberg
VLDB
1994
ACM
148views Database» more  VLDB 1994»
15 years 8 months ago
Cache Conscious Algorithms for Relational Query Processing
The current main memory (DRAM) access speeds lag far behind CPU speeds. Cache memory, made of static RAM, is being used in today's architectures to bridge this gap. It provid...
Ambuj Shatdal, Chander Kant, Jeffrey F. Naughton
MICRO
1992
IEEE
128views Hardware» more  MICRO 1992»
15 years 8 months ago
MISC: a Multiple Instruction Stream Computer
This paper describes a single chip Multiple Instruction Stream Computer (MISC) capable of extracting instruction level parallelism from a broad spectrum of programs. The MISC arch...
Gary S. Tyson, Matthew K. Farrens, Andrew R. Plesz...