2700 search results - page 434 / 540 » Processor Architectures for Ontogenesis |
153
Voted
VLSID
2006
IEEE
15 years 10 months ago
2006
IEEE
This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex...
127
click to vote
MICRO
2005
IEEE
15 years 9 months ago
2005
IEEE
Various architectural power reduction techniques have been proposed for on-chip caches in the last decade. In this paper, we first show that these power reduction techniques can b...
203
click to vote
DAC
2003
ACM
15 years 9 months ago
2003
ACM
Instruction set simulators are critical tools for the exploration and validation of new programmable architectures. Due to increasing complexity of the architectures and timeto-ma...
151
click to vote
SC
2000
ACM
15 years 8 months ago
2000
ACM
The current trend in HPC hardware is towards clusters of shared-memory (SMP) compute nodes. For applications developers the major question is how best to program these SMP cluster...
148
click to vote
DAC
2005
ACM
16 years 5 months ago
2005
ACM
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...